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[571 ABSTRACT 
High input impedance amplifiers are provided which 
reduce the input impedance solely to a capacitive reac- 
tance, or, in a somewhat more complex design, provides 
an extremely high essentially infinite, capacitive reac- 
tance. In one embodiment, where the input impedance 
is reduced in essence, to solely a capacitive reactance, 
an operational amplifier in a follower configuration is 
driven at its non-inverting input and a resistor with a 
predetermined magnitude is connected between the 
inverting and non-inverting inputs. A second embodi- 
ment eliminates the capacitance from the input by add- 
ing a second stage to the first embodiment. The second 
stage is a second operational amplifier in a non-invert- 
ing gain-stage configuration where the output of the 
first follower stage drives the non-inverting input of the 
second stage and the output of the second stage is fed 
back to the non-inverting input of the first stage 
through a capacitor of a predetermined magnitude. 
These amplifiers, while generally useful, are very useful 
as sensor buffer amplifiers that may eliminate significant 
sources of error. 
13 Claims, 1 Drawing Sheet 
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HIGH INPUT IMPEDANCE AMPLIFIER 
The invention described herein was made by an em- 
ployee of the United States Government, and may be 5 
manufactured and used by or for the Government for 
governmental purposes without the payment of any 
royalties thereon or therefor. 
TECHNICAL FIELD 
The invention pertains to amplifiers and, more partic- 
ularly, to operational amplifiers employed as pre- 
amplifiers for sensor signals derived from sensors that 
change impedance with signal amplitude. 
BACKGROUND ART 
Numerous sensors that generate electronic output 
signals representing a sensed physical condition un- 
dergo a variation in their output impedance with signal 
amplitude. This is a characteristic of the sensor “on- 20 
chip” amplifiers. The fundamental problem caused by 
these amplitude variations is that the output signal from 
the on-chip amplifier will give false indications of 
sensed physical conditions. An explanation of this result 
may be given as follows. 
A sensor with its on-chip amplifier (herein referred to 
as the “sensor”) may be viewed as composed of a volt- 
age source in series with an impedance. The output of 
this circuit is likely to be in the millivolt to volt range 
and will require further amplification with what may be 30 
characterized as a pre-amplifier with an input impe- 
dance that is generally large with respect to the sensor 
impedance. When the sensor impedance undergoes a 
variation due to signal amplitude, the sensor output will 
not only indicate a variation due to changes in the 35 
sensed physical condition but also, because of the varia- 
tion of the sensor.impedance, an error component. The 
signal to the pre-amplifier, then, is derived from the 
junction of a divider composed of the varying sensor 
impedance and the pre-amplifier input impedance. 
While sensor errors are caused by sensor impedance 
variations that are dependent on signal amplitude, er- 
rors are also introduced by the characteristics of the 
pre-amplifier or other signal processing amplifiers that 
follow the sensor on-chip amplifiers. The current tech- 45 
nology generally employs operational amplifiers be- 
cause of some positive characteristics that they possess 
for this application, such as high open loop voltage gain, 
low current noise, and small inter-electrode capacitance 
between the inverting- and non-inverting inputs. How- 50 
ever, the use of operational amplifiers also introduces a 
primary negative Characteristic that causes the intro- 
duction of errors in the form of a one-pole frequency 
characteristic which results in a boot-straped input im- 
pedance that is not constant with frequency, i.e., the 55 
input impedance varies with the frequency of the ap- 
plied signal. This results in a configuration or equivalent 
circuit comprised of a signal source, including a voltage 
source and a series source impedance that vanes with 
signal amplitude, which, in turn, is followed by another 60 
impedance, the amplifier input impedance, that varies 
with signal frequency. If the amplifier input impedance 
could be made constant with frequency and very high 
relative to the sensor source impedance, the effect of 
variation of the source impedance on error production 65 
can be minimized. In other words, the varying sensor 
source impedance would have a negligible effect on the 






pre-amplifier, if the pre-amplifier input impedance is 
made very large. The prior art recognized the existence 
of the error sources but the solutions provided were 
partial. 
The prior art, when employing these sensors, e.g., a 
CCD array where each CCD is followed by an on-chip 
FET amplifier, recognized that the sensors, due to the 
on-chip amplifier design, have a high source impedance 
characteristic. To minimize the effect of the source 
impedance variations that occur with sensor generated 
voltage variations, the prior art employed buffer cir- 
cuits as input stages of the signal processing amplifiers. 
The buffer amplifiers, for example, employed single 
bipolar transistors, single FETs, as well as operational 
amplifier followers, as previously noted. However, 
while the buffers could provide a very large input impe- 
dance at low frequencies, they all suffer a reduction in 
input impedance with increasing frequency that may 
become rather severe at very high frequencies. 
SUMMARY OF THE INVENTION 
Accordingly, it is an object of the invention to pro- 
vide an improved buffer amplifier. 
It is a further object of this invention to provide a 
buffer amplifier that maintains a high input impedance 
characteristic at very high frequencies. 
It is another object of this invention to provide a high 
gain, single pole amplifier with a very high input impe- 
dance characteristic that may be maintained at very 
high frequencies. 
It is still another object of this invention to provide a 
buffer amplifier that can maintain a very high input 
impedance at very high frequencies, limited only by the 
amplifier’s frequency cut-off characteristic and its abil- 
ity to function with a single pole response. 
It is still a further object of this invention to provide 
an improved operational amplifier follower. 
According to the present invention, these and other 
objects are obtained by providing a resistance of prede- 
termined magnitude in parallel with any stray, interelec- 
trode or other capacitance appearing at the input termi- 
nal of a buffer amplifier. The buffer amplifier may be 
loaded with additional circuitry that appears as a nega- 
tive capacitance, in parallel with the above-noted ca- 
pacitance, of substantially equivalent magnitude. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a schematic diagram of a buffer circuit that 
exemplifies prior art buffer circuits employing opera- 
tional amplifiers. 
FIG. 2 is a schematic diagram of an operational am- 
plifier buffer circuit in accordance with the present 
invention. 
FIG. 3 is a another schematic diagram of another 
operational amplifier buffer circuit of this invention. 
DETAILED DESCRIPTION OF THE 
INVENTION 
Referring now to the drawings wherein like refer- 
ence numerals and characters designate identical or 
corresponding parts, and more particularly to FIG. 1, 
wherein the buffer amplifier 10, illustrating the problem 
resolved by the instant invention, is shown as including 
an operational amplifier 12. The amplifier is in a fol- 
lower configuration with the output terminal connected 
directly to the inverting input and with impedance Ze 
representing the interelectrode impedance between the 
inverting and non-inverting inputs. This impedance has 
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both resistive and capacitive components, but for higher -j(wG/os)1/2. The Q of the bandpass is WG/OS or, 
frequencies, the capacitance dominates and the resistive expressed otherwise, ( o G / o s ) ~ / ~ .  Where the source 
component may be ignored. The circuit further includes impedance z s  is resistive and in the order of 1Kn, and, 
impedance ZS that represents the Source impedance for the purpose of illustration, an OP-27 is chosen for 
which, for the sensor amplifiers referred to above, is 5 operational amplifier 12 which has an F~ of 107 and an 
essentially resistive. When viewed looking into the cir- interelectrode capacitance of 0.002 pfd (the value of 
cuit input, Vin, the voltage source, sees a series resis- ze), the analysis indicates both a Q and a gain with a 
tance and the operational amplifier interelectrode impe- magnitude of about or 12 where the gain has a 90 
dance which is effectively capacitive at resonance and degree lag as shown by the -j factor. It should be 
In the follower configuration, the output terminal, Vo, ered to be representative for high frequency operational is connected directly to the inverting input. It may not 
be readily apparent that while the interelectrode impe- amplifiers. 
dance is, in a dominant sense, capacitive, the amplifier the analysis demonstrates two 
has a frequency band where the circuit is in resonance. One concept is that the circuit ne resistive portion of the interelectrode impedance l5 depicted in FIG. 1 in fact has a bandpass characteristic, 
may normally be ignored because it is normally very and not simply a high frequency roll-off characteristic. 
high, in the megohm range. For the FIG. 1 circuit, in a follower configuration with 
An analysis of amplifier 10 may be made at resonance the above-indicated parameters, the gain would be es- 
with the sensor voltage working into a capacitance. The 2o sentially unity out to about lMHz at which frequency 
current that flows through impedance Ze is: there would be a sharply rising resonance region with a 
gain of about 12 or 13 and a bandwidth of about 80 kHz. 
This means that, for some applications, this bandpass 
characteristic could be an unexpected source of errors. 
25 For example, if such a circuit was indiscriminately em- 
ployed as a buffer to drive an A D  converter, anoma- 
lous resonance may occur. The second concept demon- 
strated by the above analysis is that a simple bandpass 
amplifier, or, for that matter, an oscillator, may be con- 
30 structed from this circuit with some slight modifica- 
tions. 
The input impedance of the FIG. 1 circuit looking 
into the non-inverting terminal of the op-27 is given by 
the well known equation: 
above. Resonance is shown in the that follOws* 10 noted that a 2 pf interelectrode capacitance is consid- 
In a broader 
I =  Vin - Vo 
Zs + Ze (1) 
The voltage across Ze, Ve, the input voltage to amPli- 
fier 12 itself, may be expressed as: 
ve = z e m  - VO) 
(ZS + Ze) (2) 
The output voltage, Vo, may be expressed as: 
Vo=K(o)Ve (3) 
Employing the above equations to derive an equation 35 
for VoNin, the following is obtained: 
(4) 
(7) 
40 This eouation shows that the input impedance consists 
Yo K(0) 
Vin - Zs -- 
1 + 7 + K(0) 
of a capacitive reactance in series with a negative resis- 
characterized as ko/(l+jo/o3), where ko is the gain at such a circuit, Le., to provide a buffer that does not 0 Hz and w3 are the radians at the 3 db point. This ex- 
pression for high frequency gain may be simplified, as 45 produce resonance caused errors. It is, in other words, 
an approfirnation, to -joG/@, where oGis koo3 and is desireable to have a buffer that has a flat, unity gain 
the radian gain bandwidth product. This simplified characteristic over all frequencies of interest, as well as 
expression takes the form of equation 5. one that maintains a high input impedance over all fre- 
quencies of interest. Equation (7) allows the source of 
resonance to be easily visualized. Resonance may be 
(') 50 viewed as being caused by an input impedance that 
varies with frequency. If the circuit is driven from a 
resistive source, that source, as the driving impedance, 
sees the capacitance and the negative resistance that 
For Zs=Rs and Ze= l/joC, and where C is the inter- 55 form a portion of the buffer input impedance. (It should 
electrode capacitance of the operational amplifier em- be understood that the source will also see a very high 
ployed. interelectrode resistance that in terms of its effect, may 
be ignored.) At a radian frequency defined by 
. OG (6) o =do~/R& the negative resistance component of 
60 the buffer input impedance will be equal to the source 
resistance Rs. As previously shown, this occurs at the 
derived resonant frequency where the total effective 
input impedance is capacitive, i.e., l/joC. 
The above analysis shows that resonance occurs Accordingly, it is desirable to moderate or eliminate 
when the magnitude of O G / ~  equals the magnitude of 65 the resonance characteristic of the buffer circuit of 
oRsC or, stated otherwise, when 02=oes, where FIG. 1 to provide an essentially flat gain characteristic 
os= l/RsC and "S" indicates source. The voltage gain beyond any frequency of interest, this to be achieved 
is-joG/o, -joG/(wGws)1/2, which equals with as little complexity as possible. The buffer circuit 
At high frequencies the gain for the amp1ifier may be tance. This is not satisfactory for the stated purpose of 
. *G 
vo --I 7 
Vin - Zs j@G 
1 + r - 0  
-- 
-- vo --I 7 
Vin - 
1 - j (+ - 
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20 of FIG. 2 achieves such a result. Similar to circuit 10, 
operational amplifier 12 is shown in a follower configu- 
ration where the inverting input is connected directly to 
the output terminal. Resistor R1 is simply added across 
the inverting and non-inverting input terminals. In ef- 
fect, this places the added resistor across the interelec- 
trode impedance, which is, in terms of effect as an error 
source, capacitive, and is now shown, for the purpose of 
illustration, as an external capacitance C1. 
By adding R1 across the input terminals in parallel 
with C1, and further, imposing the condition that 
RlCl= ~ / o G ,  the input impedance at the non-inverting 
terminal is I/joCl. Rewriting equation (7): 
The equation for voltage gain becomes: 
- j 2 E  I.\ 
For operational frequencies that are significantly less 
than OG, the voltage gain, Vo/Vin, is close to unity and 
system accuracy will not be impaired by errors caused 
by buffer resonance. System accuracy would be even 
further enhanced under conditions where the interelec- 
trode capacitance is reduced or preferably eliminated 
entirely. FIG. 3 is such a circuit. 
FIG. 3 depicts a buffer amplifier 30 which can reduce 
or eliminate the effect of the interelectrode capacitance 
by generating a negative capacitance in parallel with 
the interelectrode capacitance of an operational ampli- 
fier seen by the source impedance. Operational ampli- 
fier 12 is shown in a follower configuration with R1 and 
C1 in parallel across its inverting and non-inverting 
terminals and a short-circuit or wire connection be- 
tween its inverting and output terminals. The resistive 
source imnedance. Rs. is illustrated as connected from 
6 
a stage is equal to 1 +R3/R2. The negative capacitance, 
fed back to the input of operational amplifier 12, is 
given by the expression -R3/R2 X C2. 
If the total interelectrode capacitance of amplifier 12 
5 is 0.1 pf and the source impedance, Rs, equals IKa, the 
comer frequency is about 1.6 GHz. Having a bandpass 
characteristic that is essentially level out to 1.6 GHz 
would be more than sufficient where the buffer is oper- 
ating in a signal processing environment with signals of 
lo interest in the range of 1 to 5 MHz. Equation (9), with 
near infinite input impedance, still reduces to a conven- 
tional expression for the gain of a follower. 
In summary, the invention provides an amplifier that 
effectively eliminates the effect of variation of sensor 
impedance with sensed amplitude by providing an input 
impedance that is maintained constant and high 
throughout frequencies of interest and eliminates the 
amplifier resonance characteristic throughout frequen- 
’ 
15 . 
2o cies of interest. 
I claim: 
1. A electronic amplifier having an input terminal and 
means to place said amplifier in a follower configura- 
25 tion; 
means to receive an input signal at said input terminal; 
and 
means to reduce the impedance appearing at said 
input terminal to, in essence, solely a capacitive 
2. The electronic amplifier of claim 1 wherein said 
electronic amplifier is an operational amplifier. 
3. The electronic amplifier of claim 1 wherein said 
impedance reducing means is a resistor connected to 
4. The electronic amplifier of claim 3 wherein said 
electronic amplifier is an operational amplifier and said 
resistor has a magnitude equal to the reciprocal of the 
product of OG times the interelectrode capacitance ap- 
40 pearing between the input terminals of said operational 
amplifier. 
5. A buffer circuit including first and second amplifi- 
ers, each having an input terminal and an output termi- 
nal, comprising: 
means to place said first amplifier in a follower con- 
means to receive an input signal at the input terminal 
an output terminal including: 
30 reactance. 
35 said input terminal. 
45 
figuration; 
. I  of said first amplifier; 
means to reduce the impedance appearing at the input the signal input, Vin, to the non-inverting terminal of operational amplifier 12. Accordingly, operational am- 50 terminal of said first amplifier to, in essence, solely 
a capacitive reactance; and, plifier 12, as described thus far, is identical to circuit 20 depicted in FIG. 2. The output of operational amplifier 
12 is then connected to the non-inverting input terminal means to increase said capacitive reactance, in es- 
sence, to an infinite magnitude. of a second operational amplifier 14. The inverting 
input terminal of operational amplifier 14 is connected 55. 6. The buffer circuit of claim 5 wherein said first and 
resistor R3. The other side of resistor R2 is, in turn, 7. The buffer circuit of claim 5 wherein said impe- 
is connected to the output terminal of amplifier 14. This equal to the reciprocal of the product of OG times the 
output terminal is also connected to one end of a capaci- 60 interelectrode capacitance. 
tor C2 while the other end of capacitor C2 is, in turn, 8. The buffer circuit of claim 5 wherein said means to 
connected to the non-inverting input terminal of opera- increase said capacitive reactance to essentially infinity 
tional amplifier 12. The output of buffer amplifier 30 is is a means to produce a negative capacitance with a 
taken from the output terminal of operational amplifier magnitude that is essentially the same as the capacitive 
14 and is usually used to drive further signal processing 65 reactance appearing at the input terminal of said first 
electronics. Operational amplifier 14, in the disclosed amplifier. 
configuration, is a non-inverting gain stage where the 9. The buffer circuit of claim 8 wherein said means to 
gain cannot be less than unity because the gain of such produce a negative capacitance includes said second 
to the common connection between a resistor R2 and a , second amplifiers are Operationa1 amp1ifiers. 
connected to ground, while the other side ofresistor R3 dance reducing means is a resistor having a magnitude 
5,399,993 
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amplifier whose output is connected to said input termi- terminal of said first operational amplifier being 
nal of said first amplifier by a capacitor. connected to the non-inverting input terminal of 
10. The buffer circuit of claim 9 wherein said capaci- said second operational amplifier, said second oper- 
tor has a predetermined magnitude, said magnitude ational amplifier additionally having a second resis- 
being one factor in determining the magnitude of nega- 5 tor connected from its inverting input to 
tive capacitance. ground, a third resistor connected from its invert- 
ing input terminal to its output terminal and a ca- ll. The buffer circuit of claim 8 wherein said means 
pacitor connected from its output to the non- to increase said capacitive reactance includes said sec- 
inverting input terminal of said first operational ond amplifier, said second amplifier being an opera- tional amplifier in a non-inverting, gain stage configura- 10 amplifier. tion. 13. The buffer circuit of claim 12 wherein said resis- 12. A buffer circuit including first and second opera- 
tional amplifiers: tor has a predetermined magnitude to effectively elimi- 
said first operational amplifier being in a follower nate the amount of interelectrode negative resistance 
configuration with its output terminal being di- 15 appearing between the input terminals of said first oper- 
rectly connected to its inverting input terminal, ational amplifier and said second and third resistors and 
having means to apply an input signal to its non- said capacitor have predetermined magnitudes to pro- 
inverting input terminal, and a first resistor con- duce a negative capacitance to effectively reduce the 
nected between its inverting and non-inverting amount of interelectrode capacitance appearing be- 
input terminals; 20 tween the input terminals of said first operational ampli- 
said second operational amplifier being in a non- fier. 
inverting, gain stage configuration with the output * * * * *  
25 
30 
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40 
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